Skip to content

merge - #2833

Merged
bghira merged 60 commits into
releasefrom
main
Jul 16, 2026
Merged

merge#2833
bghira merged 60 commits into
releasefrom
main

Conversation

@bghira

@bghira bghira commented Jul 16, 2026

Copy link
Copy Markdown
Owner

No description provided.

bghira and others added 30 commits July 12, 2026 20:43
…ift causal-training gate

- Metal Flash Attention calls now go through PyTorch's SDPA dispatcher
  (which current UMFA builds register on the MPS key) instead of calling
  extension autograd entrypoints directly, so fp32/int8/int4 profiles all
  use UMFA's registered mask-aware path.
- Startup parity checks now cover fp16/bf16 forward and autograd plus
  causal forward against a CPU reference, and get_dispatch_stats() is
  required unconditionally since dispatcher routing depends on it.
- Eligibility no longer rejects supported MPS masks, fp16/bf16 inputs,
  small verified shapes, or causal calls that require gradients — UMFA's
  causal backward passes exact dQ/dK/dV parity on both transposed masking
  codegen paths, so causal training dispatches through UMFA.
- Remaining fallbacks: dropout and enable_gqa.
Rewrites the stale eligibility description (previously 'unmasked, at
least four heads, sequence length 64+') across OPTIONS and the
experimental UMFA guide, in all six languages:

- Dispatcher-based routing with in-stream encoding: any head count
  (single-head works), any sequence length, bool/additive masks up to 4D,
  causal calls with and without gradients (causal backward passes exact
  gradient parity). Fallbacks are dropout and enable_gqa.
- fp16/bf16 run native low-precision kernels with no fp32 promotion;
  mixed_precision bf16 no longer needs fp32 overrides, and the enable
  example drops the old fp32 pinning.
- Mask support documented for the regular dispatcher (not just
  quantized), including the all-true fast path and in-stream expansion.
- Dispatch counters: fp32_instream for unquantized runs, rope_instream
  for the fused entry point, quantized_autograd for the aliases.
- New fused RoPE + SDPA section: rope_scaled_dot_product_attention
  covering the shared interleaved-pair convention of FLUX.1/FLUX.2/
  Krea2/Z-Image, pair-duplicated [S,D]/[1,S,D]/[B,S,D] tables, strided
  views, fused autograd with inverse rotation on dQ/dK, and the measured
  4.4 ms/layer gain at the Z-Image DiT shape.
metal-flash-attention: update api for new constants and masked attention API
…tions

metal-flash-attention: causal training ungated; fused RoPE + Attention for Flux1/Flux2, Z-Image and Krea
…ints

Checkpoints tab "Run Inference" button to run inference pipeline from
wan 2.2: add AnimeGen T2V model flavour
…actor

deepfloyd: refactor pipeline handling (#2604)
(#2812) fix vllm version for newer torch dependency
…ference

(#2605) SDXL refiner two-stage pipeline inference
refactor model-specific registry fields into the models subdir instead
(#2606) pixart two-stage pipeline inference support (v0.7 MoE variant)
bghira and others added 29 commits July 16, 2026 11:21
docs: update SDXL quickstart validation notes
docs: update Wan quickstart validation notes
docs: update PixArt quickstart validation notes
(#2603) LTX-2.3 (and compatible) two-stage validation via upscaler 2nd stage
(#2819) fix nvidia dependency versions for cuda13
…-lora

(#2820) validation adapter assignment into other (frozen/untrained) inference stages
remove vLLM from base dependencies; it is captioning only
Optionally use Qwen VL driven REPA instead of DINO
…onfig

(#1814) validation image inputs without full dataset configuration
bugfix: unload model button should remain visible after env switch or reload
@bghira
bghira merged commit 412cb43 into release Jul 16, 2026
2 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant