Skip to content

Plc2/release#43

Merged
Paebbels merged 20 commits into
VHDL:devfrom
PLC2:plc2/release
Jun 20, 2026
Merged

Plc2/release#43
Paebbels merged 20 commits into
VHDL:devfrom
PLC2:plc2/release

Conversation

@stefanunrein

@stefanunrein stefanunrein commented Jun 20, 2026 •
edited by Paebbels
Loading

Copy link
Copy Markdown

New Features

  • Integrated generation of local_configuration.vhdl into poc.tcl for regression test.
    No manual file copy or sed necessary.

Changes

  • More cleanup of missed files.
  • Removed trailing whitespaces.
  • Removed editor settings at beginning of source files.

Bug Fixes

  • Fix init of OCRAMs.
  • Removed unused signals.
  • Removed unused declarations.
  • Removed unused attributes.
  • Converted unmodified variables to constants.
  • Removed unused parameters from functions.
  • Removed redundant others cases.
  • Removed unused signals from sensitivity lists.
  • Updated component declarations from entity declarations.

CI pipeline

  • Fix GitLab CI pipeline
  • Fix GitHub CI pipeline
  • Disabled PASSED and INFO messages in OSVVM testcases.

stefanunrein and others added 20 commits June 18, 2026 18:14
@stefanunrein
write local configuration automatically on initial regression run
069c0bc 
(cherry picked from commit 488c68cd4fae4003498038335054b19a58a1ef2b)
@stefanunrein
remove inner generate label
2fb82ec
@stefanunrein
update fifo-ic-git constraint to new generates
56766f8
@stefanunrein
fix variable direction for init mem file function
f207751
@stefanunrein
fix paths for local and project config file
d029210
@stefanunrein
beautify print
6c886a9
@Paebbels
FILL_STATE vs. FULL_STATE vs. FSTATE.
7a4cec6
@Paebbels
Removed EMACS, vim/vi, Kate setting lines.
8716239
@stefanunrein
remove temporary script for cleanup
55b0c94
@Paebbels
Cleaned up more findings found by Sigasi.
8c1af97
@stefanunrein
Merge remote-tracking branch 'origin/plc2/release' into plc2/release
b8a8614
@Paebbels
Fixed more warnings reported by Sigasi.
cbaf0fd
@Paebbels
Fixes after removinbg unused code.
27cb055
@Paebbels
Simplified GitLab-CI script.
a7157a4
@Paebbels
Fixed 'ram' signals to be VHDL-2008 compliant.
4b299ca
@Paebbels
Fix GitLab-CI pipeline.
30bda73
@Paebbels
Disabled INFO and PASSED messages. Removed trailing whitespaces.
47e2805
@stefanunrein
* print message if local-file generation is skipped
8b1f549 
* remove spaces for puts prefix for disabled and duplicate procedure
@stefanunrein
Merge commit '47e2805b9bd04f7538276bce18e5cddab2d1e009' into plc2/rel…
a004a4b 
…ease
@Paebbels
Improve GitLab and GitHub pipelines.
8dd6f94
@stefanunrein stefanunrein self-assigned this Jun 20, 2026
@stefanunrein
stefanunrein requested a review from Paebbels June 20, 2026 22:14
@Paebbels Paebbels added Enhancement Code improvements. Bug Fix labels Jun 20, 2026
@Paebbels
Paebbels merged commit 41d05da into VHDL:dev Jun 20, 2026
20 of 22 checks passed
@Paebbels
Paebbels deleted the plc2/release branch June 20, 2026 23:15
@Paebbels Paebbels mentioned this pull request Jun 20, 2026
Merged
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Reviewers

@Paebbels Paebbels Awaiting requested review from Paebbels

Assignees

@stefanunrein stefanunrein

Labels

Bug Fix Enhancement Code improvements.

Projects

None yet

Milestone

No milestone

Development

Successfully merging this pull request may close these issues.

2 participants

@stefanunrein @Paebbels