Skip to content

AXI4/AXI4-Lite multiplexers and demultiplexers#42

Merged
Paebbels merged 44 commits into
VHDL:devfrom
PLC2:plc2/release
Jun 18, 2026
Merged

AXI4/AXI4-Lite multiplexers and demultiplexers#42
Paebbels merged 44 commits into
VHDL:devfrom
PLC2:plc2/release

Conversation

@stefanunrein

@stefanunrein stefanunrein commented Jun 16, 2026

Copy link
Copy Markdown

New Features

  • axi4_Mux entity
  • axi4_DeMux entity
  • axi4_Sink entity
  • axi4lite_DeMux entity
  • axi4stream_Pause entity
  • dstruct_OutOfOrderBuffer entity

Changes

  • Cleanup names of entitis and port interfaces

Tests

  • Add more test cases
  • Provide tests for new modules
image

/cc @weilanad, @JimLewis

@stefanunrein
stefanunrein requested a review from Paebbels June 16, 2026 12:24
@stefanunrein stefanunrein self-assigned this Jun 16, 2026
@stefanunrein stefanunrein added Enhancement Code improvements. AXI4 AXI4 latest issue. See also AXI4-Lite and AXI4-Stream AXI4-Lite AXI4-Stream labels Jun 16, 2026
@Paebbels Paebbels changed the title Plc2/release AXI4/AXI4-Lite multiplexers and demultiplexers Jun 16, 2026
@Paebbels Paebbels mentioned this pull request Jun 16, 2026

@Paebbels Paebbels left a comment

Copy link
Copy Markdown
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

254/633 files have been reviewed.

Comment thread docs/IPCores/arith/arith.pkg.rst Outdated
Comment thread docs/IPCores/arith/arith_carrychain_inc.rst Outdated
Comment thread docs/IPCores/arith/arith_div.rst Outdated
Comment thread docs/IPCores/arith/arith_div.rst Outdated
Comment thread docs/IPCores/arith/arith_div.rst Outdated
Comment thread src/io/uart/uart_BitClock.vhdl
Comment thread src/io/uart/uart_FT245.vhdl
Comment thread src/io/build.pro Outdated
Comment thread src/mem/ocram/altera/ocram_SimplePort_Altera.vhdl
Comment thread src/mem/ocram/altera/ocram_tdp_altera.vhdl Outdated

@Paebbels Paebbels left a comment

Copy link
Copy Markdown
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

254/633 files have been reviewed.

Comment thread src/sort/sort_LeastRecentlyUsed_Cache.vhdl
Comment thread src/sort/build.pro Outdated
Comment thread src/sync/build.pro
Comment thread tb/arith/addw/arith_addw_Simple.vhdl Outdated
Comment thread tb/arith/CarryChain_inc/arith_CarryChain_inc_TestController.vhdl
Comment thread tb/bus/axi4stream/DeMux/TC_DeMux_e.vhdl
Comment thread tb/bus/axi4stream/DeMux/TC_DeMux_e.vhdl Outdated
Comment thread tb/bus/axi4stream/FIFO/FIFO_TestController.vhdl Outdated
Comment thread tb/bus/axi4stream/FIFO_cdc/FIFO_CDC_TestController.vhdl Outdated
Comment thread tb/dstruct/OutofOrder_Buffer/dstruct_OutofOrder_Buffer_tc.vhdl Outdated
stefanunrein and others added 12 commits June 17, 2026 09:23
* Add AXI components
* Add more test cases

Co-Authored-By: Patrick Lehmann <Paebbels@gmail.com>
Co-Authored-By: Adrian Weiland <adrian.weiland@plc2.de>
Co-Authored-By: Iqbal Asif <asif.iqbal@plc2.de>
…ne overload

* disable axi4lite_OCRAM test bench for GHDL because llvm can not handle external names
Co-authored-by: Patrick Lehmann <Paebbels@gmail.com>
Co-authored-by: Patrick Lehmann <Paebbels@gmail.com>
Co-authored-by: Patrick Lehmann <Paebbels@gmail.com>
(cherry picked from commit d543af4)

# Conflicts:
#	docs/IPCores/cache/index.rst
stefanunrein and others added 3 commits June 17, 2026 15:38
updated regression tcl for with possibility to run only selected steps, added updated ci yaml with stages
Comment thread tb/arith/RunAllTests.pro Outdated
Comment thread tb/bus/axi4/DeMux/TC_SimpleReadWrite.tcl
Comment thread tb/bus/axi4/Mux/axi4_Mux_TestHarness.vhdl Outdated
Comment thread tb/bus/axi4/Mux/axi4_Mux_TestHarness.vhdl Outdated
Comment thread tb/bus/axi4/Mux/axi4_Mux_TestHarness.vhdl Outdated
Comment thread tb/bus/axi4stream/DeMux/TC_DeMux_a4.vhdl Outdated
Comment thread tb/bus/axi4stream/FIFO_CDC/TC_Randomized.vhdl Outdated
Comment thread tb/dstruct/OutOfOrderBuffer/tb_OutOfOrderBuffer.vhdl
Comment thread tb/sim/sim_ClockGenerator_tb.vhdl Outdated
Comment thread tb/sim/sim_Waveform_tb.vhdl Outdated
Comment thread tb/bus/axi4stream/DeMux/TC_DeMux_e.vhdl Outdated
Comment thread tools/OSVVM/poc.tcl Outdated
Comment on lines +13 to +15
variable myConfigFolder "../tb/common"
variable myConfigFile [file join $myConfigFolder "project_configuration_${::poc::boardName}.vhdl"]
variable myProjectFile [file join $myConfigFolder "local_configuration.vhdl"]

Copy link
Copy Markdown
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This needs to be adjusted too.

Comment on lines +43 to +56
-- function log2ceil(arg : positive) return natural is
-- variable tmp : positive := 2;
-- variable log : natural := 1;
-- begin
-- if arg = 1 then
-- return 0;
-- end if;
--
-- while arg > tmp loop
-- tmp := tmp * 2;
-- log := log + 1;
-- end loop;
-- return log;
-- end function;

Copy link
Copy Markdown
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

This old code be removed.

@stefanunrein: Can we add @maleiter as a co-author?

@Paebbels Paebbels left a comment

Copy link
Copy Markdown
Member

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

All 1276 files reviewed.

@Paebbels
Paebbels merged commit b8eed65 into VHDL:dev Jun 18, 2026
17 of 18 checks passed
@Paebbels Paebbels linked an issue Jun 18, 2026 that may be closed by this pull request
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

AXI4-Lite AXI4-Stream AXI4 AXI4 latest issue. See also AXI4-Lite and AXI4-Stream Enhancement Code improvements.

Projects

None yet

Development

Successfully merging this pull request may close these issues.

Remove types and functions only needed for VHDL < 2008 Drop Xilinx ISE Support log2ceil Implementation fails for 31 bit values

3 participants