Logisim to build a simple 32-bit CPU that runs RISC-V instructions
Project specs: https://inst.eecs.berkeley.edu/~cs61c/sp23/projects/proj3/
- Implemented 2-stage pipeline
- Used ROM for control logic
- Conducted unit and integration tests
aardisaputra/logisim_cpu
Folders and files
| Name | Name | Last commit date | ||
|---|---|---|---|---|